

50






FIG 5
Figure 1-1: High Level Block Diagram of Edge Based Receiver.



6
Figure 1-2: Edge Buffer Block Diagram.



7
Figure 1-3: Timing Diagrams for the Edge Pipelines.

52





Figure 1-5: Edge Processing Block Diagram.


१३

523



10
Figure 1-7: Phase Picking Mechanism Block Diagram.

FIG 11



005237 432900

FIG 12a




FIG 12b




FIG 12c





FIG 12d






FIG. 13


[illegible]

FIG 14

Signals	A	A#	B	B#	A + B	A# + B#	High Out
Actual Volt.	1.0V	0.5V	0.25V	-0.25V	1.25V	0.25V	+
			-0.25V	0.25V	0.75V	0.75V	-
			0.05V	-0.05V	1.05V	0.45V	+
			-0.05V	0.05V	0.95V	0.55V	-
			0V	0V	1.0V	0.5V	tie
	0.5v	1.0v	0.25V	-0.25V	0.75V	0.75V	+
			-0.25V	0.25V	0.25V	1.25V	-
			0.05V	-0.05V	0.55V	0.95V	+
			-0.05V	0.05V	0.45V	1.05V	-
			0V	0V	0.5V	1.0V	tie

FIG 15

0975334-10000
006037-00000

The diagram illustrates a receiver system with two parallel processing channels. The top channel starts with a summer (labeled 401) that receives inputs A and B. The output of this summer is connected to a delay element (labeled 402). The bottom channel starts with a summer (labeled 403) that receives inputs A and B#. The output of this summer is connected to a delay element (labeled 404). The outputs of both delay elements are fed into a Receiver (labeled 405). The inputs A and B are derived from a common source, and the inputs A# and B# are derived from another common source. The summer and delay elements are represented by standard block diagram symbols.

FIG 16